Internal Resistor Effect of Multilayer-Structured Synaptic Device for Low-Power Operation

  • Kim, Hyejin; 
  • Han, Geonhui; 
  • Cho, Seojin; 
  • Woo, Jiyong; 
  • Lee, Daeseok
Citations

WEB OF SCIENCE

6
Citations

SCOPUS

6

초록

A synaptic device with a multilayer structure is proposed to reduce the operating power of neuromorphic computing systems while maintaining a high-density integration. A simple metal-insulator-metal (MIM)-structured multilayer synaptic device is developed using an 8-inch wafer-based and complementary metal-oxide-semiconductor (CMOS) fabrication process. The three types of MIM-structured synaptic devices are compared to assess their effects on reducing the operating power. The obtained results exhibited low-power operation owing to the inserted layers acting as an internal resistor. The modulated operational conductance level and simple MIM structure demonstrate the feasibility of implementing both low-power operation and high-density integration in multilayer synaptic devices.

키워드

CMOS compatibility; MIM structure; multilayer synaptic device; low-power operation; inner resistor effect; MEMORY
제목
Internal Resistor Effect of Multilayer-Structured Synaptic Device for Low-Power Operation
저자
Kim, Hyejin; Han, Geonhui; Cho, Seojin; Woo, Jiyong; Lee, Daeseok
DOI
10.3390/nano14020201
발행일
2024-01
유형
Article
저널명
NANOMATERIALS
권
14
호
2