Design of a gate-all-around arch-shaped tunnel-field-effect-transistor-based capacitorless DRAM

Citations

WEB OF SCIENCE

8
Citations

SCOPUS

8

초록

In this study, we designed and analyzed a single-transistor dynamic random-access memory (1 T-DRAM) based on an arch-shaped gate-all-around tunnel field-effect transistor (GAA ARCH-TFET), featuring an Si/SiGe heterostructure, for high-density memory applications. Unlike conventional 1 T-DRAM, which relies on the electric-field-driven movement of charge carriers through a channel for the read operation, the GAA ARCH-TFET 1 T-DRAM utilizes band-to-band tunneling. The GAA structure improves scalability, making it suitable for high-density memory applications. This capacitorless GAA ARCH-TFET 1 T-DRAM cell demonstrates both superior performance and low energy consumption. The arch-shaped design expands the tunneling area, while the Si/SiGe heterostructure forms a quantum well that further enhances memory performance. The effects of key parameters, including source height, channel height, and germanium composition, on device behavior are examined. Simulation results reveal that the GAA ARCH-TFET 1 T-DRAM achieves a high current ratio of read "1" to read "0" (10(8)) and a retention time exceeding 1 s at 358 K. These characteristics suggest that the proposed device holds potential as a DRAM replacement in various applications.

키워드

Band-to-band; Tunneling; Capacitorless dynamic random-access memory; Gate-all-around; Heterostructure; SiGe; Tunnel field-effect transistor; RANDOM-ACCESS MEMORY; RETENTION TIME; 1T DRAM; OPTIMIZATION; 1T-DRAM; FET
제목
Design of a gate-all-around arch-shaped tunnel-field-effect-transistor-based capacitorless DRAM
저자
Bae, Seung Ji; Lee, Sang Ho; Park, Jin; Kim, Min Seok; Hong, Jeong Woo; Koh, Won Suk; Yun, Gang San; Jang, Jaewon; Bae, Jin-Hyuk; Kang, In Man
DOI
10.1186/s11671-025-04233-7
발행일
2025-04-02
유형
Article
저널명
DISCOVER NANO
권
20
호
1