Speed-Area-Power Efficient Ternary Logic Gate Implementation Based on Typical MOS Transistors

초록

Previous papers have focused solely on designing ternary logic gates or constructing adders using predesigned ternary logic gates. However, this paper takes a novel approach by designing ternary logic gates using typical MOSFETs and employs them to construct a ripple carry adder. Furthermore, this paper conducts a comprehensive comparison between the resulting ripple carry adder and binary ripple carry adder in terms of speed, power(energy) consumption, and area. This paper demonstrates that the ternary adder designed by the author, using PSpice and Verilog with VPI, can exhibit differences 75% compared to the conventional binary adder. © 2024 IEEE.

키워드